The courses like system Verilog, VLSI Design Verification & Testing and Digital Signal Processing are considered for this activity. Delivery of these courses is centralized upon development of verification environment to identify and fix the bugs in DUT (Design Under Test). This is achieved by generating test vectors through programming. The proposed work binds three levels of leaners namely UG, PG and course owner by attaining proficiency in verification of digital design. The methodology is implemented in three major phases namely design of modules, preparation of verification plan and development of verification environment and coverage analysis. Project based learning (PBL) is used to implement the proposed methodology. PBL improved student’s attainment by 15% as compared to previous year in VLSI Verification course. The average marks attained by both UG-PG is 79%.This also helped students to grab placement opportunities in VLSI verification domain. Also students experienced the industry culture of various teams working on single project. © 2019, Rajarambapu Institute Of Technology. All rights reserved.
Author Keywords
Index Keywords
